Random designs and implementations I've coded and played with while learning more about FPGAs.
Primary LanguageVerilog