hkust-zhiyao/MasterRTL

MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design

Verilog