/verilog

Primary LanguageVHDL

Verilog Study

What I want is to git my lab/tut code and material on github of course, after some checking system like turnitin... HaHa. Good luck for my Computer Engineering Journey!!! Also wish I can get a FPGA one day...