An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
Primary LanguageVHDLBSD Zero Clause License0BSD