/ARM-Pipelined-Processor-With-Branch-Predictor

A 32-bit ARM Pipelined Processor Implementation in Verilog HDL along with Forwarding, Hazard Detection, Handling and a Branch Predictor.

Primary LanguageVerilog

Watchers