(Verilog) A simple convolution layer implementation with systolic array structure
Primary LanguageVerilog