/verilog-mii

Example platform for Xilinx AXI_EthernetLite (MII) on Arty A7-35T, including active TX driven by AXI Traffic Generator and dummy RX

Primary LanguageVerilogApache License 2.0Apache-2.0

This repository is not active