Use a customized RTL testbench for cosim, avoid generating .xclbin
Primary LanguageVHDL
No issues in this repository yet.