Use a customized RTL testbench for cosim, avoid generating .xclbin
Primary LanguageVHDL
No one’s watching this repository yet.