A C++ simulator and SystemVerilog implementation of the RISC-V R32IM architecture.
Primary LanguageC++Apache License 2.0Apache-2.0