jblasch

BS EE grad student with focus: digital/VLSI. Interests: automated testing, digital design, HDL, ASIC, Verilog, Systemverilog, Cadence Virtuoso, Python

Portland, Oregon, U.S.A.