Verilog implementation of RISCV soft core, Supports most of the RV32I instruction set
Primary LanguageVerilogMIT LicenseMIT