Coverts a generic Verilog netlist into the DIMACS format compatible with many SAT solvers
Primary LanguagePython