C++ based simulator for different 16-bit processor designs with a basic ISA consisting of arithmetic, data transfer and control instructions.
- Version 1: Non-pipelined architecture
- Version 2: 5-Stage Pipeline architecture
- Version 3: 2-Issue 5-Stage Pipeline architecture