This project contains a pipelined CPU for LC3 instruction written in Verilog HDL.
Primary LanguageVerilog