A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
Primary LanguagePythonBSD 3-Clause "New" or "Revised" LicenseBSD-3-Clause