Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
Primary LanguageC++BSD 3-Clause "New" or "Revised" LicenseBSD-3-Clause
No one’s star this repository yet.