A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
Primary LanguageVerilog
No one’s star this repository yet.