Various examples of TL-Verilog code to run in Makerchip.com.
Note that many of these use a \viz_alpha
feature of Makerchip that does not have long-term support in its current form.
Here are some quick-links, (that could likely be broken):
From other repos: