Design a LFSR from scratch to learn some Verilog
Primary LanguageVerilog
No issues in this repository yet.