Design a LFSR from scratch to learn some Verilog
Primary LanguageVerilog
No one’s star this repository yet.