SPI master core (c)2018 Miguel Angel Rodriguez Jodar. See LICENSE for licensing details. A SPI master interface core for CPLD/FPGA written in Verilog. Testbench, using a small SPI slave core, is included.