/direct-digital-frequency-synthesis-systemverilog

SystemVerilog DDFS project on FPGA. Includes LUT design and sine wave generation.

Primary LanguageSystemVerilogMIT LicenseMIT

This repository is not active