/sdecc-viffto-riscv-isa-sim

Modified version of the RISC-V Spike reference ISA simulator to support memory data tracing and fault injection for the Software-Defined ECC and ViFFTo projects -- checkout sdecc branch

Primary LanguageCOtherNOASSERTION

Watchers