FIRRTL to Verilog Usage sbt "runMain FirrtlToVerilog <filename>" For the simplicity, we omitted randomization logic in the output verilog code. (chipsalliance/chisel#1444)