/DSP_Custom_AXI_IPs

Work under progress.

Primary LanguageSystemVerilog

Building an AXI-compatible transposed form FIR filter and a DDS synthesizer cores to be tested on AVNET U96 Zynq US+ MPSoC board

image

alt text