/RISC-v-Processor-demo

A working processor that applies the concepts proposed in the RISC-V philosophy that works on (ADD, SUB, BEQ, LW, SW, OR, AND).

Primary LanguageVerilog

Watchers