This repository is not active
nalevihtkas/SystemVerliog-9-tap-digital-filter
Designing a 9-tap digital filter in SystemVerilog, testing it in a behavioural simulation and verifying its output against a software model. Then using Quartus to perform a static timing analysis to ensure that the design meets performance requirements.
MATLAB