/vsdstdcelldesign

This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow.

Primary LanguageVerilogApache License 2.0Apache-2.0

Watchers

No one’s watching this repository yet.