/Binary_Input_FPGA

A Verilog code on Binary input and display output in 7 segment display in FPGA

Primary LanguageHTML