/conv_net_hw_acceleration

A Convolution Neural Network on FPGA.

Primary LanguageVerilog

conv_net_hw_acceleration

A Convolution Neural Network on FPGA.

Parameterized Input path of the image and filter, specify size and dataWidth. It will generate convoluted output and stores in RAM(Also generates output file for debug)

Will update as I work more on this