/SimpleVCSSimulation

Used for saving some RTL code for VCS+Verdi simulation.

Primary LanguageVerilog

Simple VCS Simulation

Used for saving some RTL code for VCS+Verdi simulation.

Working Environment

These simple cases are ran under the tool set consists by VCS + Verdi.