Used for saving some RTL code for VCS+Verdi simulation.
Primary LanguageVerilog
No one’s star this repository yet.