A project to implement and test synchronous and asynchronous FIFO using Questasim software.
Primary LanguageVerilog