Final project of LD(Logic Design) course in Amirkabir University Of Technology.
Primary LanguageVerilog