Geeks
rinku000
rinku000 Home
rinku000 GitHub
1
Repo
1
Star
0
Followers
10
Following
rinku000's Stars
Juniper/
open-register-design-tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Language:
Verilog
191
68