riscv/riscv-cheri

Missing description of the hedeleg register

Closed this issue · 0 comments

The changes to the Hypervisor Exception Delegation Register (hedeleg) are not described. The register needs to allow the delegation of CHERI exceptions to VS mode.