riscv/riscv-cheri
This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
PythonCC-BY-4.0
Stargazers
- andresag01Bristol, UK
- arichardsonMountain View, CA
- buxtonpaulCodasip
- Clownsw
- crisbourEdinburgh, UK
- cryo420
- cyyselfChongqing University
- dalakatt@mention
- dckc@agoric
- gamebooUniversity of Cambridge
- ghishadow@syntacti
- hartl3y94Hartley94
- haydnpCambidge
- jacklam718HongKong
- jasikpark@DefinedNet
- jasonyu1996National University of Singapore
- marnovandermaaslowRISC
- mbaldris
- mschweikardt.
- nerdbuggTianJin University
- ninolomata
- omasanoriJapan
- PeterRugg
- RalphHightower@Permanent-Vacations
- rmsyn
- RossComputerGuy@MidstallSoftware
- saursinGeorgia Tech
- Shreesh-Kulkarni@intel
- SimonWin
- slefflerGoogle
- stnolting@Fraunhofer-IMS
- tmddn3070선린인터넷고등학교
- tony-coleBristol, UK
- trosenkranzLeipzig, Germany
- vabMIT, ProtonMail, STO
- x0nu11byt3\x00