riscvarchive/riscv-qemu

Add option to dump register state on simulation exit

michaeljclark opened this issue · 0 comments

Code already exists to dump register state. The SiFive Test Finisher MMIO device and HTIF exit would need to be modified to cause the machine state to be dumped depending on invocations options.