Vim Plugin to convert VHDL entity to component, signals or instantiations
Primary LanguagePython
No issues in this repository yet.