USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
Primary LanguageVerilogMIT LicenseMIT