Synthesizable SystemVerilog IP-Core of the First-Order Delta-Sigma Modulator
Primary LanguageSystemVerilogMIT LicenseMIT