/SystemVerilog-Projects

This repo includes all the SystemVerilog projects I have created in my digital design class, along with RTL and state machine diagrams, and simulation results. All simulations were done on Quartus Prime Lite.

Primary LanguageSystemVerilog

This repository is not active