Geeks
scale-lab
/
BACS
Benchmarks for Approximate Circuit Synthesis
Primary Language
Verilog
BACS GitHub
Markdown
Readme
0
Issues
14
Stargazers
6
Watchers
Watchers
abdelrahmanhosny
San Jose, CA
ahmed-agiza
@scale-lab @Cloud-V
jevinskie
Lafayette, Indiana
jhcloos
marina-neseem
Nvidia
mfkiwl