/uart

A Universal asynchronous receiver/transmitter (UART) implemented in Verilog.

Primary LanguageVerilogBSD 2-Clause "Simplified" LicenseBSD-2-Clause

uart

A simple universal asynchronous receiver/transmitter (UART) core implemented in Verilog.

Status

The core is completed and has been used in several FPGA designs.