A Universal asynchronous receiver/transmitter (UART) implemented in Verilog.
Primary LanguageVerilogBSD 2-Clause "Simplified" LicenseBSD-2-Clause
No issues in this repository yet.