A Direct Memory Access Controller (DMAC) with AHB-lite bus interface
Primary LanguageVerilogApache License 2.0Apache-2.0