Area Optimized RV32IC CPU core with a single AHB-Lite master Interface for Data and Instructions
Primary LanguageVerilogApache License 2.0Apache-2.0