/Controlpath-Datapath-ASMD-DesigntoSynthesiswithSkywater130

This repository highlghts the manual design of datapath and control path with ASMD Chart and its comparison with the synthesis from behavior level RTL and finally the synthesised design is mapped to the Skywater130nm standard cells and Netlist is generated

Primary LanguageVerilogMIT LicenseMIT

Watchers