RTL implementation of TFlite FPGA accelerator and RISC-V controller.
Primary LanguageSystemVerilogApache License 2.0Apache-2.0